## **Preliminary Amendment**

Please substitute the attached Substitute Specification, Drawing and Abstract for the Specification, Drawing and Abstract as originally filed and the concurrently filed translation. The Substitute Specification is a revision of the translation to use idiomatic English and to place the specification in a form consistent with U.S. Practice. No new matter is added.

Please cancel Claims 1 to 3.

Add the following Claims:

4. (New) In a method for operating a processor wherein a sequence of one or more instruction words are derived from a translation of program code, each instruction word having a plurality of instruction word parts, each word part arranged to trigger a functional unit of a processor, and wherein said instruction word parts are formed into program words and said program words are used to form secondary instruction words for operating said processor which are stored in a secondary instruction word memory; the improvement wherein instruction word parts corresponding to data-stationary commands are assembled as complex words in a complex word sequence, identified by a complex word pointer and stored in a complex word table at a location corresponding to said pointer, wherein said complex word pointers are provided as program words corresponding to said data-stationary commands, and wherein upon encountering said complex word pointers in said program words during execution, said complex words are

2

. ]

read from said complex word table and stored in parallel in said secondary instruction word memory.

- 5. (New) A method as specified in claim 4 wherein said complex words further include assignments for storage of said complex words in said secondary instruction word memory.
- 6. (New) A method as specified in claim 4 wherein said secondary instruction word memory is operated in a fixed sequence.
- 7. (New) In a processor wherein program codes are translated into a sequence of instruction words, each having a plurality of instruction word parts, each word part being arranged to trigger a functional unit of a processor, and wherein instruction words are sequentially provided to said processor functional units via a buffer memory, the improvement wherein there is provided a memory for storing instruction word parts corresponding to data-stationary commands, said instruction word parts being stored at a location corresponding to a complex word pointer corresponding to a data-stationary command, and wherein said memory is arranged to transfer said complex word parts to said buffer memory in parallel to execute a data-stationary command.
- 8. (New) The improved processor as specified in claim 7 further having an execution memory wherein instruction word sequences are stored in the form of program words, and wherein there is provided a configuration processor for storing said complex word pointers as program words in said execution memory for data-stationary commands

3

NY02:318738.1